Virtual Memory



Today

- Motivations for VM
- Address translation
- Accelerating translation with TLBs

FabiáChhEisERiststmeakteF,a8h200372007

A system with physical memory only

Addresses generated by the CPU correspond directly to bytes in physical memory



A system with virtual memory

Modern processors use virtual addresses

Hardware converts virtual addresses to physical addresses via OS-managed page table

Memory



Motivations for virtual memory

- Use physical DRAM as a cache for the disk
 - Address space of a process can exceed physical memory size
 - Sum of address spaces of multiple processes can exceed physical memory
- Simplify memory management
 - Multiple processes resident in main memory.
 - Each process with its own address space
 - Only "active" code and data is actually in memory
 - Allocate more memory to process as needed.
- Provide protection
 - One process can't interfere with another.
 - because they operate in different address spaces.
 - User process cannot access privileged information
 - · different sections of address spaces have different permissions.

Motivation #1: DRAM a "cache" for disk

- Full address space is quite large:
 - 32-bit addresses: ~4,000,000,000 (4 billion) bytes
 - 64-bit addresses: ~16,000,000,000,000,000 (16 quintillion) bytes
- Disk storage is ~300X cheaper than DRAM storage
 - 80 GB of DRAM: ~ \$33,000
 - 80 GB of disk: ~ \$110
- To access large amounts of data in a cost-effective manner, the bulk of the data must be stored on disk



Levels in memory hierarchy



larger, slower, cheaper

EECS 213 Introduction to Computer Systems Northwestern University

DRAM vs. SRAM as a "cache"

- DRAM vs. disk is more extreme than SRAM vs. DRAM
 - Access latencies:
 - DRAM ~10X slower than SRAM
 - Disk ~100,000X slower than DRAM
 - Importance of exploiting spatial locality:
 - First byte is ~100,000X slower than successive bytes on disk
 - vs. ~4X improvement for page-mode vs. regular accesses to DRAM
 - Bottom line:
 - Design decisions made for DRAM caches driven by enormous cost of misses

Impact of properties on design

- If DRAM was to be organized similar to an SRAM cache, how would we set the following design parameters?
 - Line size? Large, since disk better at transferring large blocks
 - Associativity? High, to minimize miss rate
 - Write through or write back?
 - Write back, since can't afford to perform small writes to disk
- What would the impact of these choices be on:
 - Miss rate: Extremely low. << 1%</p>
 - Hit time: Must match cache/DRAM performance
 - Miss latency: Very high. ~20ms
 - Tag storage overhead: Low, relative to block size

Locating an object in a "Cache"

- SRAM Cache
 - Tag stored with cache line
 - Maps from cache block to memory blocks
 - From cached to uncached form
 - Save a few bits by only storing tag
 - No tag for block not in cache
 - Hardware retrieves information
 - Can quickly match against multiple tags



Locating an object in "Cache" (cont.)

- DRAM Cache
 - Each allocated page of virtual memory has entry in page table
 - Mapping from virtual pages to physical pages
 - From uncached form to cached form
 - Page table entry even if page not in memory
 - Specifies disk address
 - · Only way to indicate where to find page
 - OS retrieves information



Page faults (like "cache misses")

- What if an object is on disk rather than in memory?
 - Page table entry indicates virtual address not in memory
 - OS exception handler invoked to move data from disk into memory
 - current process suspends, others can resume
 - OS has full control over placement, etc.



Servicing a page fault

- Processor signals controller
 - Read block of length P starting at disk address X and store starting at memory address Y
- Read occurs
 - Direct Memory Access (DMA)
 - Under control of I/O controller
- I / O controller signals completion
 - Interrupt processor
 - OS resumes suspended process



Motivation #2: Memory management

- Multiple processes can reside in physical memory.
- How do we resolve address conflicts?
 - what if two processes access something at the same address?



Solution: Separate virtual addr. spaces

- Virtual and physical address spaces divided into equal-sized blocks
 - blocks are called "pages" (both virtual and physical)
- Each process has its own virtual address space
 - operating system controls how virtual pages as assigned to physical memory



Motivation #3: Protection

Page table entry contains access rights information.

Hardware enforces this protection. Trap into OS if violation occurs.



EECS 213 Introduction to Computer Systems Northwestern University

VM address translation

Virtual Address Space

$$- V = \{0, 1, ..., N-1\}$$

- Physical Address Space
 - $P = \{0, 1, ..., M-1\}$
 - M < N
- Address Translation
 - MAP: $V \rightarrow P \ U \ \{\emptyset\}$
 - For virtual address a:
 - MAP(a) = a' if data at virtual address a is at physical address a' in P
 - MAP(a) = \emptyset if data at virtual address a is not in physical memory
 - Either invalid or stored on disk

VM address translation: Miss



VM address translation: Miss



VM address translation

Parameters

- $P = 2^p = page size (bytes).$
- N = 2ⁿ = Virtual address limit
- M = 2^m = Physical address limit



Page offset bits don't change as a result of translation

EECS 213 Introduction to Computer Systems Northwestern University

Page tables



Address translation via page table



Monday, November 14, 2011

Page table operation

- Translation
 - Separate (set of) page table(s) per process
 - VPN forms index into page table (points to a page table entry)



Page table operation

- Computing physical address
 - Page Table Entry (PTE) provides info about page
 - if (valid bit = 1) then the page is in memory.
 - Use physical page number (PPN) to construct address
 - if (valid bit = 0) then the page is on disk page fault



Page table operation

- Checking protection
 - Access rights field indicate allowable access
 - e.g., read-only, read-write, execute-only
 - typically support multiple protection modes
 - Protection violation fault if user doesn't have necessary permission



Checkpoint



Multi-level page tables

- Given:
 - 4KB (2¹²) page size
 - 32-bit address space
 - 4-byte PTE
- Problem:
 - Would need a 4 MB page table!
 - 2²⁰ *4 bytes
- Common solution
 - multi-level page tables
 - e.g., 2-level table (P6)
 - Level 1 table: 1024 entries, each of which points to a Level 2 page table.
 - Level 2 table: 1024 entries, each of which points to a page



Level 2

Integrating VM and cache

- Most caches accessed by physical addresses
 - Allows multiple processes to have blocks in cache at a time
 - Allows multiple processes to share pages
 - Cache doesn't need to be concerned with protection issues
 Access rights checked as part of address translation
- Perform address translation before cache lookup
 - But this could involve a memory access itself (of the PTE)
 - Of course, page table entries can also become cached.



Speeding up translation with a TLB

- "Translation Lookaside Buffer" (TLB)
 - Small hardware cache with high associativity in MMU
 - Maps virtual page numbers to physical page numbers
 - Contains complete page table entries for small number of pages



Address translation with a TLB



Taken stock – main themes

- Programmer's view
 - Large "flat" address space
 - Can allocate large blocks of contiguous addresses
 - Processor "owns" machine
 - Has private address space
 - Unaffected by behavior of other processes
- System view
 - Virtual address space created by mapping to set of pages
 - Need not be contiguous
 - Allocated dynamically
 - Enforce protection during address translation
 - OS manages many processes simultaneously
 - Continually switching among processes
 - Especially when one must wait for resource
 - E.g., disk I/O to handle page fault

Simple memory system

- Memory is byte addressable
- Access are to 1-byte words
- 14-bit virtual addresses, 12-bit physical address
- Page size = 64 bytes (2⁶)



Simple memory system page table

Only show first 16 entries

VPN	PPN	Valid	VPN	PPN	Valid
00	28	1	08	13	1
01	-	0	09	17	1
02	33	1	0A	09	1
03	02	1	0B	_	0
04	-	0	0C	_	0
05	16	1	0D	2D	1
06	_	0	0E	11	1
07	-	0	0F	0D	1

Simple memory system TLB

- TLB
 - 16 entries
 - 4-way associative



Set	Tag	PPN	Valid									
0	03	-	0	09	0D	1	00	-	0	07	02	1
1	03	2D	1	02	_	0	04	_	0	0A	_	0
2	02	_	0	08	_	0	06	_	0	03	_	0
3	07	_	0	03	0D	1	0A	34	1	02	_	0

Set	Tag	PPN	Valid	Ta	g Pl	۶N	Val	id	Tag	F	PN	Valid	Tag	PPN	Valid
0	03	_	0	09) C	D	1		00		-	0	07	02	1
1	03	2D	1	02	2.	_	0		04		-	0	0A	_	0
2	02	-	0	08	3.	_	0		06		-	0	03	_	0
3	07	_	0	03	3 C	D	1		0A		34	1	02	_	0
ldx	Tag	Valid	B0	B1	B2	E	33	ldx	Ta	g	Valio	d B0	B1	B2	B3
0	19	1	99	11	23		11	8	2	4	1	3A	00	51	89
1	15	0	_	_	-		-	9	2	D	0	-	-	-	-
2	1B	1	00	02	04	(08	Α	2	D	1	93	15	DA	3B
3	36	0	-	-	_			В	3 0B		0	-	-	-	-
4	32	1	43	6D	8F	()9	С	1	2	0		-	-	-
5	0D	1	36	72	F0	1	ID	D	1	6	1	04	96	34	15
6	31	0	_	_	_		-	E	1	3	1	83	77	1B	D3
7	16	1	11	C2	DF	()3	F	1	4	0	_	_	_	_

Simple memory system cache

- Cache
 - 16 lines
 - 4-byte line size
 - Direct mapped



PPO

ldx	Tag	Valid	B0	B1	B2	B3	ldx	Tag	Valid	B0	B1	B2	B3
0	19	1	99	11	23	11	8	24	1	3A	00	51	89
1	15	0	-	_	_	_	9	2D	0	Ι	_	-	-
2	1B	1	00	02	04	08	А	2D	1	93	15	DA	3B
3	36	0	-	-	-	_	В	0B	0	-	-	-	-
4	32	1	43	6D	8F	09	С	12	0	-	-	-	_
5	0D	1	36	72	F0	1D	D	16	1	04	96	34	15
6	31	0	_	-	_	_	Е	13	1	83	77	1B	D3
7	16	1	11	C2	DF	03	F	14	0	_	_	-	-

PPN

EECS 213 Introduction to Computer Systems Northwestern University

Checkpoint



Harsh reality

Memory matters

- Memory is not unbounded
 - It must be allocated and managed
 - Many applications are memory dominated
 - Especially those based on complex, graph algorithms
- Memory referencing bugs especially pernicious
 - Effects are distant in both time and space
- Memory performance is not uniform
 - Cache and virtual memory effects can greatly affect program performance
 - Adapting program to characteristics of memory system can lead to major speed improvements