Machine-Level Programming – Introduction



Today

- Assembly programmer's exec model
- Accessing information
- Arithmetic operations

Next time

More of the same

Fabián E. Bustamante, Spring 2007

IA32 Processors

- Totally dominate computer market
- Evolutionary design
 - Starting in 1978 with 8086
 - Added more features as time goes on
 - Backward compatibility: able to run code for earlier version
- Complex Instruction Set Computer (CISC)
 - Many different instructions with many different formats
 - But, only small subset encountered with Linux programs
 - Hard to match performance of Reduced Instruction Set Computers (RISC)
 - But, Intel has done just that!
- X86 evolution clones: Advanced Micro Devices (AMD)
 - Historically followed just behind Intel a little bit slower, a lot cheaper


X86 Evolution: Programmer's view

Name	Date	Transistors	Comments
8086	1978	29k	16-bit processor, basis for IBM PC & DOS; limited to 1MB address space
80286	1982	134K	Added elaborate, but not very useful, addressing scheme; basis for IBM PC AT and Windows
386	1985	275K	Extended to 32b, added "flat addressing", capable of running Unix, Linux/gcc uses
486	1989	1.9M	Improved performance; integrated FP unit into chip
Pentium	1993	3.1M	Improved performance
PentiumPro (P6)	1995	6.5M	Added conditional move instructions; big change in underlying microarchitecture
Pentium/ MMX	1997	6.5M	Added special set of instructions for 64-bit vectors of 1, 2, or 4 byte integer data
Pentium II	1997	7M	Merged Pentium/MMZ and PentiumPro implementing MMX instructions within P6
Pentium III	1999	8.2M	Instructions for manipulating vectors of integers or floating point; later versions included Level2 cache
Pentium 4	2001	42M	8 byte ints and floating point formats to vector instructions

X86 Evolution: Programmer's view

Name	Date	Transistors	Comments
Pentium 4E	2004	125M	Hyperthreading (execute 2 programs on one processor), EM64T 64-bit extension
Core 2	2006	291M	first multi-core; similar to P6; no hyperthreading
Core i7	2008	781M	multi-core with hyperthreading; 2 programs on each core, up to 4 cores per chip;

Assembly programmer's view




- %eip Program Coun
 - %rip in 64bit
 - · Address of next instruction
- Register file (8x32bit)
 - Heavily used program data
- Condition codes
 - Store status information about most recent arithmetic operation
 - Used for conditional branching
- Floating point register file

- Memory
 - Byte addressable array
 - Code, user data, (some) OS data
 - Includes stack used to support procedures

Turning C into object code

- Code in files p1.c p2.c
- Compile with command: gcc -02 p1.c p2.c -o p
 - Use level 2 optimizations (-O2); put resulting binary in file p



Compiling into assembly

code.c (C source)

```
int sum(int x, int y)
  int t = x+y;
  return t;
                                   gcc -S code.c -01
                            Text
                        gode.s (GAS Gnu Assembler)
                           sum:
        ordinary text file
                               pushl %ebp
                               movl %esp, %ebp
                               movl 12(%ebp), %eax
                               addl 8(%ebp), %eax
                               popl %ebp
            might see
                               ret
             "leave"
```

Assembly characteristics

- gcc default target architecture: I386 (flat addressing)
- Minimal data types
 - "Integer" data of 1, 2, or 4 bytes
 - Data values or addresses
 - Floating point data of 4, 8, or 10 bytes
 - No aggregate types such as arrays or structures
 - Just contiguously allocated bytes in memory
- Primitive operations
 - Perform arithmetic function on register or memory data
 - Transfer data between memory and register
 - Load data from memory into register
 - Store register data into memory
 - Transfer control
 - Unconditional jumps to/from procedures
 - Conditional branches

Object code

Code for sum

```
0 \times 401040
<sum>:
              0x55
    0x89
    0xe5
    0x8b
              gcc -c code.c -O1
    0 \times 45
    0x0c
    0x03
    0x45
    0x08
    0x89
    0xec
    0x5d
    0xc3
```

Assembler

- Translates .s into .o
- Binary encoding of each instruction
- Nearly-complete image of exec code
- But unresolved linkages
 between code in different files,
 such as function calls

- Total of 13 bytes
- Each instruction 1, 2, or 3 bytes
- Starts at address 0x401040

Getting an executable

- To generate an executable requires the linker
 - resolves references between files, e.g., function calls, including to library functions like printf()
 - dynamic linking leaves references for resolution at run-time
 - checks that there is one and only one main() function

gcc -o code.o main.c -O1

```
int main()
{
  return sum(1, 3);
}
```

Machine instruction example

int
$$t = x+y$$
;

Similar to C expression x += y

0x401046: 03 45 08

- C Code
 - Add two signed integers
- Assembly
 - Add 2 4-byte integers
 - "Long" words in GCC parlance
 - Same instruction whether signed or unsigned
 - Operands:
 - x: Register %eax
 - y: Memory M[%ebp+8]
 - t: Register %eax
 - Return function value in %eax
- Object code
 - 3-byte instruction
 - Stored at address 0x401046

Disassembling object code

Disassembled

```
00401040 < sum>:
            55
   0:
                                     %ebp
                             push
            89 e5
                                     %esp,%ebp
                             mov
   3:
            8b 45 0c
                                     0xc(%ebp), %eax
                             mov
   6:
            03 45 08
                                     0x8(%ebp), %eax
                             add
            89 ec
                                     %ebp,%esp
                             mov
   b:
            5d
                                     %ebp
                             pop
            c3
                             ret
   c:
   d:
            8d 76 00
                             1ea
                                      0x0(%esi),%esi
```

Disassembler

- objdump -d code (otool -tV on MacOS X)
- Useful tool for examining object code
- Analyzes bit pattern of series of instructions
- Produces approximate rendition of assembly code
- Can be run on either a.out (complete executable) or .o file

Alternate disassembly

Object

0x401040: 0x55 0x89 0xe5 0x8b 0x45 0x0c 0x03 0x45 0x08 0x89 0xec 0x5d 0xc3

Disassembled

```
0x401040 < sum > :
                      push
                               %ebp
0x401041 < sum + 1>:
                               %esp,%ebp
                       mov
0x401043 < sum + 3>:
                               0xc(%ebp), %eax
                      mov
0x401046 < sum + 6>:
                       add
                               0x8(%ebp), %eax
0x401049 < sum + 9>:
                               %ebp,%esp
                      mov
0x40104b < sum + 11>:
                               %ebp
                      pop
0x40104c < sum + 12>:
                       ret
0x40104d < sum + 13>:
                      1ea
                               0x0(%esi),%esi
```

- Within gdb debugger
 - Once you know the Jength of sum using the dissambler
 - Examine the 13 bytes starting at sum

```
gdb code.o
x/13b sum
```

Data formats


- "word" (Intel) 16b data type (historical)
 - 32b double word
 - 64b quad words
- In GAS, operator suffix indicates word size involved.
- The overloading of "I" (long) OK because FP involves different operations & registers

C decl	Intel data type	GAS suffix	Size (bytes)
char	Byte	b	1
short	Word	w	2
int, unsigned, long int, unsigned long, char *	Double word	I	4
float	Single precision	s	4
double	Double precision	I	8
long double	Extended precision	t	10/12

Registers

- Eight 32bit registers
- First six mostly general purpose
- Last two used for process stack
- First four also support access to low order bytes and words

Stack pointer
Frame pointer



Instruction formats

- Most instructions have 1 or 2 operands
 - operator [source[, destination]]
 - Operand types:
 - Immediate constant, denoted with a "\$" in front
 - Register either 8 or 16 or 32bit registers
 - Memory location given by an effective address
 - Source: constant or value from register or memory
 - Destination: register or memory

Operand specifiers

Operand forms

- Imm means a number
- E_a means a register form, e.g., %eax
- s is 1, 2, 4 or 8 (called the scale factor)
- Memory form is the most general; subsets also work, e.g.,
 - Absolute: *Imm* ⇒ M[*Imm*]
 - Base + displacement: $Imm(E_b) \Rightarrow M[Imm + R[E_b]]$

Operand values

- R[E_a] means "value in register"
- M[loc] means "value in memory location loc"

Туре	Form	Operand value	Name
Immediate	\$Imm	Imm	Immediate
Register	E _a	$R[E_a]$	Register
Memory	$Imm (E_b, E_i, s)$	$M[Imm + R[E_b] + R[E_i] * s]$	Scaled indexed

Operand specifiers

- Memory form has many subsets
 - Don't confuse \$Imm\$ with Imm, or E_a with (E_a)

Туре	Form	Operand value	Name
Memory	Imm	M[<i>lmm</i>]	Absolute
Memory	(E _a)	$M[R[E_b]]$	Indirect
Memory	Imm (E _b)	$M[Imm + R[E_b]]$	Base + displacement
Memory	(E_b,E_i)	$M[R[E_b] + R[E_i]]$	Indexed
Memory	$Imm (E_b, E_i)$	$M[Imm + R[E_b] + R[E_i]]$	Indexed
Memory	(, E _i , s)	M[R[E _i] * s]	Scaled indexed
Memory	<i>Imm</i> (, E _i , s)	$M[Imm + R[E_i] * s]$	Scaled indexed
Memory	(E_b,E_i,s)	$M[R[E_b] + R[E_i] * s]$	Scaled indexed
Memory	$Imm (E_b, E_i, s)$	$M[Imm + R[E_b] + R[E_i] * s]$	Scaled indexed

Checkpoint



Moving data

- Among the most common instructions
- IA32 restriction cannot move from one memory location to another with one instruction
- Note the differences between movb, movsbl and movzbl
- Last two work with the stack

```
pushl %ebp = subl $4, %esp
movl %ebp, (%esp)
```

Since stack is part of program mem, you can really access all

Instruction	Effect	Description
mov{1,w,b} S,D	D ← S	Move double word, word or byte
movsbl S , D	D ← SignExtend(S)	Move sign-extended byte
movzbl S , D	D ← ZeroExtend(S)	Move zero-extended byte
pushl S	R[%esp] ← R[%esp] – 4; M[R[%esp]] ← S	Push S onto the stack
popl D	D ← M[R[%esp]] R[%esp] ← R[%esp] + 4;	Pop S from the stack

mov1 operand combinations

Source Destination C Analog | Imm | Reg | mov1 \$0x4, %eax | temp = 0x4; | Mem | mov1 \$-147, (%eax) | *p = -147; | mov1 | Reg | Reg | mov1 %eax, %edx | temp2 = temp1; | Mem | mov1 %eax, (%edx) | *p = temp; | mov1 | %eax, (%edx) | *p = temp; | mov1 | %eax), %edx | temp = *p; | mov1 | %eax), %edx | temp = *p; | mov1 | %eax), %edx | temp = *p; | mov1 | %eax), %edx | temp = *p; | mov1 | %eax), %edx | temp = *p; | mov1 | %eax), %edx | temp = *p; | mov1 | %eax), %edx | temp = *p; | mov1 | %eax), %edx | temp = *p; | mov1 | %eax), %edx | temp = *p; | mov1 | %eax), %edx | temp = *p; | mov1 | %eax), %edx | temp = *p; | mov1 | %eax), %edx | temp = *p; | mov1 | %eax), %edx | temp = *p; | mov1 | %eax), %edx | temp = *p; | mov1 | %eax), %edx | temp = *p; | mov1 | %eax), %edx | temp = *p; | mov1 | %eax), %edx | temp = *p; | mov1 | %eax), %edx | temp = *p; | mov1 | %eax), %edx | temp = *p; | mov1 | %eax), %edx | temp = *p; | mov1 | %eax), %edx | temp = *p; | mov1 | %eax), %edx | temp = *p; | mov1 | %eax), %edx | temp = *p; | mov1 | %eax), %edx | temp = *p; | mov1 | %eax), %edx | temp = *p; | mov1 | %eax), %edx | temp = *p; | mov1 | %eax), %edx | temp = *p; | mov1 | %eax), %edx | temp = *p; | mov1 | %eax), %edx | temp = *p; | mov1 | %eax), %edx | temp = *p; | mov1 | %eax), %edx | temp = *p; | mov1 | %eax), %edx | temp = *p; | mov1 | %eax), %edx | temp = *p; | mov1 | %eax), %edx | temp = *p; | mov1 | %eax), %edx | temp = *p; | mov1 | %eax), %edx | temp = *p; | mov1 | %eax), %edx | mov1 | %eax), %edx | temp = *p; | mov1 | %eax), %edx | mov1 | %eax), %edx | temp = *p; | mov1 | %eax), %edx | mov1 | %eax), %edx | temp = *p; | mov1 | %eax), %edx | mov1 | %eax), %edx | temp = *p; | mov1 | %eax), %edx | mov1 | %ea

Using simple addressing modes

```
swap:
                 Declares xp as being
                                         pushl %ebp
                   a pointer to an int
                                                                  Set
                                         movl %esp,%ebp
                                         pushl %ebx
void swap(int *xp, int *yp)
                                         mov1 8(%ebp), %edx
  int t0 = *xp;
                                        movl 12 (%ebp), %ecx
  int t1 = *yp;
                                         movl (%ecx),%eax
  *xp = t1;
                                         movl (%edx),%ebx
                                                                  Body
                  Read value stored in
  *yp = t0;
                                         movl %eax, (%edx)
               location xp and store it in t0
                                         movl %ebx, (%ecx)
                                         movl -4(%ebp),%ebx
                                         movl %ebp,%esp
                                         popl %ebp
                                                                  Finish
                                         ret
```

```
void swap(int *xp, int *yp)
{
  int t0 = *xp;
  int t1 = *yp;
  *xp = t1;
  *yp = t0;
}
```

0x11c0x118Offset 0x11412 0x120yp 0x1108 0x124qx 0x10c4 Rtn adr 0x108Old %ebp %ebp 0×104 Old %ebx 0x100

123

456

Address

0x124

0x120


Register Variable %ecx yp %edx xp %eax t1 %ebx t0


```
movl 12(%ebp),%ecx  # ecx = yp
movl 8(%ebp),%edx  # edx = xp
movl (%ecx),%eax  # eax = *yp (t1)
movl (%edx),%ebx  # ebx = *xp (t0)
movl %eax,(%edx)  # *xp = eax
movl %ebx,(%ecx)  # *yp = ebx
```


123	0x124
	_

Address









0x104

mov1 8(%ebp),%edx # edx =
$$xp$$

$$movl (%edx), %ebx # ebx = *xp (t0)$$

%ebp

0x124

123

			456	0x120
				0x11c
				0x118
		Offset		0x114
	ур	12	0x120	0x110
	хр	8	0x124	0x10c
		4	Rtn adr	0x108
	%ebp	→ 0		0x104
		-4		0x100
movl	12(%ebp),%ecx	# ecx	= yp	
marr1	Q(%ahn) %adv	# 04*	– v n	

```
%ecx 0x120
%ebx
%esi
%edi
%esp
%ebp 0x104
```

%eax

%edx

```
movl 12(%ebp),%ecx # ecx = yp
movl 8(%ebp),%edx # edx = xp
movl (%ecx),%eax # eax = *yp (t1)
movl (%edx),%ebx # ebx = *xp (t0)
movl %eax,(%edx) # *xp = eax
movl %ebx,(%ecx) # *yp = ebx
```

0x124

123

			456	0x120
				0x11c
				0x118
		Offset		0x114
	ур	12	0x120	0x110
	хp	8	0x124	0x10c
		4	Rtn adr	0x108
	%ebp	→ 0		0x104
		-4		0x100
movl	12(%ebp),%ecx	# ecx	= yp	
movl	8 (%ebp), %edx	# edx	= xp	
movl	(%ecx),%eax	# eax	= *yp (t1)
movl	(%edx),%ebx	# ebx	= *xp (t0)

*yp = ebx

%edx 0x124
%ecx 0x120
%ebx
%esi
%edi

0x104

movl %eax, (%edx)

movl %ebx, (%ecx)

%ebp

Addre	ess
-------	-----

0x124

123

*yp = ebx

					456	0x120
		l				0x11c
%eax	456					0x118
%edx	0x124			Offset		0x114
%ecx	0x120		ур	12	0x120	0x110
%ebx			хр	8	0x124	0x10c
%esi				4	Rtn adr	0x108
~es1			%ebp	→ 0		0x104
%edi				-4		0x100
%esp		movl	12 (%ebp), %ecx	# ecx	= vp	
%ebp	0x104		8 (%ebp), %edx			
		movl	(%ecx),%eax	# eax	= *yp (t1)
		movl	(%edx),%ebx	# ebx	= *xp (t0)

movl %eax,(%edx)

Address

0x124

123

*yp = ebx

			456	0x120
				0x11c
%eax	456			0x118
%edx	0x124	Offset		0x114
%ecx	0x120	yp 12	0x120	0x110
%ebx	123	8 qx	0x124	0x10c
		4	Rtn adr	0x108
%esi		%ebp → 0		0x104
%edi		-4		0x104
%esp		movl 12(%ebp),%ecx # ecx	= vn	OXIOO
%ebp	0x104	mov1 12(%ebp),%edx # edx		
		<pre>movl (%ecx),%eax # eax</pre>	= *yp (t1)
		<pre>movl (%edx),%ebx # ebx</pre>	= *xp (t0)

mov1 %eax, (%edx) # *xp =

Address

0x124

456

*yp = ebx

				456	0x120
					0x11c
%eax	456				0x118
%edx	0x124		Offset		0x114
%ecx	0x120	ур	12	0x120	0x110
%ebx	123	хp	8	0x124	0x10c
			4	Rtn adr	0x108
%esi		%ebp	→ 0		1
%edi		0 esp	-4		0x104
			-		0x100
%esp		movl 12(%ebp),%ecx	# ecx	= yp	
%ebp	0x104	movl 8(%ebp),%edx	# edx	= x p	
		movl (%ecx),%eax	# eax	= *yp (t1)
		<pre>movl (%edx),%ebx</pre>	# ebx	= *xp (t0)

movl %eax,(%edx) # *xp

Addre	SS
--------------	----

0x124

456

				123	0x120
					0x11c
%eax	456				0x118
%edx	0x124		Offset		0x114
%ecx	0x120	ур	12	0x120	0x110
%ebx	123	хр	8	0x124	0x10c
			4	Rtn adr	0x108
%esi		%ebp	→ 0		0x104
%edi		•	-4		0x100
%esp		movl 12(%ebp),%ecx	# ecx	= vp	JOXIOO
%ebp	0x104	movl 8(%ebp),%edx			
		<pre>movl (%ecx),%eax</pre>	# eax	= *yp	(t1)
		<pre>movl (%edx),%ebx</pre>	# ebx	= *xp	(t0)

movl %eax,(%edx) # *xp

Checkpoint



Address computation instruction

- leal S,D $D \leftarrow \&S$
 - leal = Load Effective Address
 - s is address mode expression
 - Set D to address denoted by expression

Uses

- Computing address w/o doing memory reference
 - E.g., translation of p = &x[i];
- Computing arithmetic expressions of form x + k*y

```
k = 1, 2, 4, or 8.
```

```
leal 7(%edx, %edx, 4), %eax
```

– when %edx=x, %eax becomes 5x+7

Checkpoint



Some arithmetic operations

Instruction	Effect	Description
incl D	D ← D + 1	Increment
decl D	D ← D − 1	Decrement
negl D	D ← -D	Negate
notl D	D ← ~D	Complement
addl S,D	D ← D + S	Add
subl S , D	D ← D − S	Subtract
imull S , D	D ← D * S	Multiply
xorl S , D	D ← D ^ S	Exclusive or
orl S , D	D ← D S	Or
andl S , D	D ← D & S	And
sall k , D	D ← D << k	Left shift, 0 ≤ k ≤ 31, <i>Imm</i> or %cl
shll k,D	D ← D << k	Left shift (same as sall)
sarl k,D	D ← D >> k	Arithmetic right shift
shrl k,D	D ← D >> k	Logical right shift

Checkpoint



Using leal for arithmetic expressions

```
int arith
  (int x, int y, int z)
{
  int t1 = x+y;
  int t2 = z+t1;
  int t3 = x+4;
  int t4 = y * 48;
  int t5 = t3 + t4;
  int rval = t2 * t5;
  return rval;
}
```

```
arith:
   pushl %ebp
   movl %esp,%ebp
   mov1 8(%ebp), %eax
   movl 12(%ebp),%edx
   leal (%edx,%eax),%ecx
   leal (%edx,%edx,2),%edx
   sall $4,%edx
                                 Body
   addl 16(%ebp),%ecx
   leal 4(%edx,%eax),%eax
   imull %ecx,%eax
   movl %ebp, %esp
   popl %ebp
   ret
                                 Finish
```

Understanding arith

```
int arith
  (int x, int y, int z)
{
  int t1 = x+y;
  int t2 = z+t1;
  int t3 = x+4;
  int t4 = y * 48;
  int t5 = t3 + t4;
  int rval = t2 * t5;
  return rval;
}
```

```
      Offset
      •
      Stack

      16
      z

      12
      y

      8
      x

      4
      Rtn adr

      0
      Old %ebp
```

```
movl 8(%ebp),%eax # eax = x
movl 12(%ebp),%edx # edx = y
leal (%edx,%eax),%ecx # ecx = x+y (t1)
leal (%edx,%edx,2),%edx # edx = 3*y
sall $4,%edx # edx = 48*y (t4)
addl 16(%ebp),%ecx # ecx = z+t1 (t2)
leal 4(%edx,%eax),%eax # eax = 4+t4+x (t5)
imull %ecx,%eax # eax = t5*t2 (rval)
```

Another example

```
int logical(int x, int y)
{
  int t1 = x^y;
  int t2 = t1 >> 17;
  int mask = (1<<13) - 7;
  int rval = t2 & mask;
  return rval;
}</pre>
```

```
mask 2^{13} = 8192, 2^{13} - 7 = 8185
```

```
logical:
   pushl %ebp
   movl %esp,%ebp

movl 12(%ebp),%eax
   xorl 8(%ebp),%eax
   sarl $17,%eax
   andl $8185,%eax

movl %ebp,%esp
   popl %ebp
   ret

Finish
```

```
movl 8(%ebp),%eax eax = x

xorl 12(%ebp),%eax eax = x^y (t1)

sarl $17,%eax eax = t1>>17 (t2)

andl $8185,%eax eax = t2 & 8185
```

CISC Properties

- Instruction can reference different operand types
 - Immediate, register, memory
- Arithmetic operations can read/write memory
- Memory reference can involve complex computation
 - Rb + S*Ri + D
 - Useful for arithmetic expressions, too
- Instructions can have varying lengths
 - IA32 instructions can range from 1 to 15 bytes

Whose assembler?

Intel/Microsoft Format

```
lea eax,[ecx+ecx*2]
sub esp,8
cmp dword ptr [ebp-8],0
mov eax,dword ptr [eax*4+100h]
```

GAS/Gnu Format

```
leal (%ecx,%ecx,2),%eax
subl $8,%esp
cmpl $0,-8(%ebp)
movl $0x100(,%eax,4),%eax
```

Intel/Microsoft Differs from GAS

Operands listed in opposite order

```
mov Dest, Src movl Src, Dest
```

- Constants not preceded by '\$', Denote hex with 'h' at end
 100h
 \$0x100
- Operand size indicated by operands rather than operator suffix
 sub
 sub
- Addressing format shows effective address computation

```
[eax*4+100h] $0x100(,%eax,4)
```