## Machine-Level Programming - Introduction

## Today



- Assembly programmer's exec model
- Accessing information
- Arithmetic operations

Next time

- More of the same


## IA32 Processors

- Totally dominate computer market
- Evolutionary design
- Starting in 1978 with 8086
- Added more features as time goes on
- Backward compatibility: able to run code for earlier version
- Complex Instruction Set Computer (CISC)
- Many different instructions with many different formats
- But, only small subset encountered with Linux programs
- Hard to match performance of Reduced Instruction Set Computers (RISC)
- But, Intel has done just that!
- X86 evolution clones: Advanced Micro Devices (AMD)
- Historically followed just behind Intel - a little bit slower, a lot cheaper


## X86 Evolution: Programmer's view

| Name | Date | Transistors | Comments |
| :--- | :--- | :--- | :--- |
| 8086 | 1978 | 29 k | 16-bit processor, basis for IBM PC \& DOS; limited to <br> 1MB address space |
| 80286 | 1982 | 134 K | Added elaborate, but not very useful, addressing <br> scheme; basis for IBM PC AT and Windows |
| 386 | 1985 | 275 K | Extended to 32b, added "flat addressing", capable of <br> running Unix, Linux/gcc uses |
| 486 | 1989 | 1.9 M | Improved performance; integrated FP unit into chip |
| Pentium | 1993 | 3.1 M | Improved performance |
| PentiumPro <br> (P6) | 1995 | 6.5 M | Added conditional move instructions; big change in <br> underlying microarchitecture |
| Pentium/ <br> MMX | 1997 | 6.5 M | Added special set of instructions for 64-bit vectors of 1, <br> 2, or 4 byte integer data |
| Pentium II | 1997 | 7 M | Merged Pentium/MMZ and PentiumPro implementing <br> MMX instructions within P6 |
| Pentium III | 1999 | 8.2 M | Instructions for manipulating vectors of integers or <br> floating point; later versions included Level2 cache |
| Pentium 4 | 2001 | 42 M | 8 byte ints and floating point formats to vector <br> instructions |

## X86 Evolution: Programmer's view

| Name | Date | Transistors | Comments |
| :--- | :--- | :--- | :--- |
| Pentium 4E | 2004 | 125 M | Hyperthreading (execute 2 programs on one processor), <br> EM64T 64-bit extension |
| Core 2 | 2006 | 291 M | first multi-core; similar to P6; no hyperthreading |
| Core i7 | 2008 | 781 M | multi-core with hyperthreading; 2 programs on each <br> core, up to 4 cores per chip; |

## Assembly programmer's view



- \%eip Program Counter
- \%rip in 64bit
- Address of next instruction
- Register file (8x32bit)
- Heavily used program data
- Condition codes
- Store status information about most recent arithmetic operation
- Used for conditional branching
- Memory
- Byte addressable array
- Code, user data, (some) OS data
- Includes stack used to support procedures
- Floating point register file


## Turning C into object code

- Code in files p1.c p2.c
- Compile with command: gcc -02 p1.c p2.c -o p
- Use level 2 optimizations (-O2); put resulting binary in file p



## Compiling into assembly

## code.c (C source)

```
int sum(int x, int y)
{
    int t = x+y;
    return t;
}
```


gcc -S code.c -01


## Assembly characteristics

- gcc default target architecture: I386 (flat addressing)
- Minimal data types
- "Integer" data of 1, 2, or 4 bytes
- Data values or addresses
- Floating point data of 4,8 , or 10 bytes
- No aggregate types such as arrays or structures
- Just contiguously allocated bytes in memory
- Primitive operations
- Perform arithmetic function on register or memory data
- Transfer data between memory and register
- Load data from memory into register
- Store register data into memory
- Transfer control
- Unconditional jumps to/from procedures
- Conditional branches


## Object code

## Code for sum

$0 \times 401040$
<sum>: 0x55
$0 \times 89$
0xe5
$0 \times 8 b$
$0 \times 45$
0x0c
$0 \times 03$
$0 \times 45$
$0 \times 08$
$0 \times 89$
0xec
0x5d
0xc3

- Assembler
- Translates . s into . ○
- Binary encoding of each instruction
- Nearly-complete image of exec code
- But unresolved linkages between code in different files, such as function calls
- Total of 13 bytes
- Each instruction 1, 2, or 3 bytes
- Starts at address $0 \times 401040$


## Getting an executable

- To generate an executable requires the linker
- resolves references between files, e.g., function calls, including to library functions like printf()
- dynamic linking leaves references for resolution at run-time
- checks that there is one and only one main () function
gcc -o code.o main.c -O1

```
int main()
{
    return sum(1, 3);
}
```


## Machine instruction example

- C Code
- Add two signed integers
- Assembly
- Add 2 4-byte integers
- "Long" words in GCC parlance
- Same instruction whether signed or unsigned
- Operands:
x: Register \%eax
y: Memory M[\%ebp+8]
t : Register \%eax
- Return function value in \%eax
- Object code

0x401046: 034508

- 3-byte instruction
- Stored at address 0x401046


## Disassembling object code

## Disassembled

| 00401040 <_sum>: |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 : | 55 |  |  | push | \%ebp |
| 1: | 89 | e5 |  | mov | \%esp, \%ebp |
| 3 : | 8b | 45 |  | mov | $0 \mathrm{xc}(\% \mathrm{ebp})$, \%eax |
| 6 : |  | 45 | 08 | add | $0 \times 8$ (\%ebp) , \%eax |
| 9: | 89 | ec |  | mov | \%ebp, \%esp |
| b: | 5d |  |  | pop | \%ebp |
| c: | c3 |  |  | ret |  |
| d: | 8d | 76 | 00 | lea | 0x0 (\%esi), \%esi |

- Disassembler
- objdump -d code (otool -tV on MacOS X)
- Useful tool for examining object code
- Analyzes bit pattern of series of instructions
- Produces approximate rendition of assembly code
- Can be run on either a.out (complete executable) or .o file


## Alternate disassembly

Object
0x401040:
$0 \times 55$
$0 \times 89$
0xe5
$0 \times 8 b$
$0 \times 45$
$0 \times 0 \mathrm{c}$
$0 \times 03$
$0 \times 45$
$0 \times 08$
$0 \times 89$
0xec
0x5d
0xc3

Disassembled

| $0 \times 401040$ <sum>: | push | $\%$ ebp |
| :--- | :--- | :--- |
| $0 \times 401041$ <sum+1>: | mov | $\%$ esp, \%ebp |
| $0 \times 401043$ <sum+3>: | mov | $0 \times c(\% e b p), \% e a x$ |
| $0 \times 401046$ <sum+6>: | add | $0 \times 8(\% e b p), \% e a x$ |
| $0 \times 401049$ <sum+9>: | mov | $\%$ ebp, \%esp |
| $0 \times 40104 b$ <sum+11>: | pop | $\%$ ebp |
| $0 \times 40104 \mathrm{c}$ <sum $+12>:$ | ret |  |
| $0 \times 40104 d$ <sum $+13>:$ | lea | $0 \times 0(\% e s i), \% e s i$ |

- Within gdb debugger
- Once you know the length of sum using the dissambler
- Examine the 13 bytes starting at sum
gdb code.o
x/13b sum


## Data formats

- "word" - (Intel) 16b data type (historical)
- 32b - double word
- 64b - quad words
- In GAS, operator suffix indicates word size involved.
- The overloading of "l" (long) OK because FP involves different operations \& registers

| C decl | Intel data type | GAS suffix | Size (bytes) |
| :--- | :--- | :--- | :--- |
| char | Byte | b | 1 |
| short | Word | w | 2 |
| int, unsigned, <br> long int, <br> unsigned long, <br> char * | Double word | l | 4 |
| float | Single precision | s | 4 |
| double | Double precision | l | 8 |
| long double | Extended precision | t | $10 / 12$ |

## Registers

- Eight 32bit registers
- First six mostly general purpose
- Last two used for process stack
- First four also support access to low order bytes and words

| 1 | 15 |  | 87 |
| :---: | :---: | :---: | :---: |
| \%eax | \%ax | \%ah | \%al |
| \%ecx | \% CX | \% ch | \%cl |
| \% edx | \% dx | \%dh | \%dl |
| \% ebx | \%bx | \%bh | \%bl |
| \%esi | \%si |  |  |
| \%edi | \% di |  |  |
| \%esp | \%sp |  |  |
| \%ebp | \%bp |  |  |

## Instruction formats

- Most instructions have 1 or 2 operands
- operator [source[, destination]]
- Operand types:
- Immediate - constant, denoted with a " $\$$ " in front
- Register - either 8 or 16 or 32 bit registers
- Memory - location given by an effective address
- Source: constant or value from register or memory
- Destination: register or memory


## Operand specifiers

- Operand forms
- Imm means a number
$-E_{a}$ means a register form, e.g., \%eax
$-s$ is $1,2,4$ or 8 (called the scale factor)
- Memory form is the most general; subsets also work, e.g.,
- Absolute: $\mathrm{Imm} \Rightarrow \mathrm{M}[/ \mathrm{mm}]$
- Base + displacement: $\operatorname{Imm}\left(\mathrm{E}_{b}\right) \Rightarrow \mathrm{M}\left[/ m m+\mathrm{R}\left[\mathrm{E}_{b}\right]\right]$
- Operand values
- $R\left[E_{a}\right]$ means "value in register"
- M[/oc] means "value in memory location loc"

| Type | Form | Operand value | Name |
| :--- | :--- | :--- | :--- |
| Immediate | $\$ I m m$ | $\operatorname{Imm}$ | Immediate |
| Register | $\mathrm{E}_{a}$ | $\mathrm{R}\left[\mathrm{E}_{a}\right]$ | Register |
| Memory | $\operatorname{Imm}\left(\mathrm{E}_{b}, \mathrm{E}_{i}, s\right)$ | $\mathrm{M}\left[I m m+\mathrm{R}\left[\mathrm{E}_{b}\right]+\mathrm{R}\left[\mathrm{E}_{i}\right]^{*} s\right]$ | Scaled indexed |

## Operand specifiers

## - Memory form has many subsets

- Don't confuse $\$ 1 m m$ with $\operatorname{lmm}$, or $\mathrm{E}_{a}$ with ( $\mathrm{E}_{a}$ )

| Type | Form | Operand value | Name |
| :--- | :--- | :--- | :--- |
| Memory | $I m m$ | $\mathrm{M}[I m m]$ | Absolute |
| Memory | $\left(\mathrm{E}_{a}\right)$ | $\mathrm{M}\left[\mathrm{R}\left[\mathrm{E}_{b}\right]\right]$ | Indirect |
| Memory | $I m m\left(\mathrm{E}_{b}\right)$ | $\mathrm{M}\left[I m m+\mathrm{R}\left[\mathrm{E}_{b}\right]\right]$ | Base + displacement |
| Memory | $\left(\mathrm{E}_{b}, \mathrm{E}_{i}\right)$ | $\mathrm{M}\left[\mathrm{R}\left[\mathrm{E}_{b}\right]+\mathrm{R}\left[\mathrm{E}_{j}\right]\right]$ | Indexed |
| Memory | $I m m\left(\mathrm{E}_{b}, \mathrm{E}_{i}\right)$ | $\mathrm{M}\left[I m m+\mathrm{R}\left[\mathrm{E}_{b}\right]+\mathrm{R}\left[\mathrm{E}_{j}\right]\right]$ | Indexed |
| Memory | $\left(, \mathrm{E}_{i}, s\right)$ | $\mathrm{M}\left[\mathrm{R}\left[\mathrm{E}_{j}\right]^{*} s\right]$ | Scaled indexed |
| Memory | $I m m\left(, \mathrm{E}_{i}, s\right)$ | $\mathrm{M}\left[I m m+\mathrm{R}\left[\mathrm{E}_{j}\right]^{*} s\right]$ | Scaled indexed |
| Memory | $\left(\mathrm{E}_{b}, \mathrm{E}_{i}, s\right)$ | $\mathrm{M}\left[\mathrm{R}\left[\mathrm{E}_{b}\right]+\mathrm{R}\left[\mathrm{E}_{j}\right]^{*} s\right]$ | Scaled indexed |
| Memory | $I m m\left(\mathrm{E}_{b}, \mathrm{E}_{i}, s\right)$ | $\mathrm{M}\left[I m m+\mathrm{R}\left[\mathrm{E}_{b}\right]+\mathrm{R}\left[\mathrm{E}_{i}\right] * s\right]$ | Scaled indexed |

## Checkpoint



## Moving data

- Among the most common instructions
- IA32 restriction - cannot move from one memory location to another with one instruction
- Note the differences between movb, movsbl and movzbl
- Last two work with the stack

$$
\begin{array}{ll}
\text { pushl \%ebp } \quad=\quad \text { subl } \$ 4, \% \text { esp } \\
\text { movl \%ebp, (\%esp) }
\end{array}
$$

- Since stack is part of program mem, you can really access all

| Instruction | Effect | Description |
| :---: | :---: | :---: |
| mov $\{1, \mathrm{w}, \mathrm{b}\} \mathrm{S}, \mathrm{D}$ | $D \leftarrow S$ | Move double word, word or byte |
| movsbl S,D | D $\leftarrow$ SignExtend(S) | Move sign-extended byte |
| movzbl S,D | $\mathrm{D} \leftarrow$ ZeroExtend(S) | Move zero-extended byte |
| pushl S | $R[\% e s p] \leftarrow R[\% e s p]-4$; $\mathrm{M}[\mathrm{R}[\% \mathrm{esp}]] \leftarrow \mathrm{S}$ | Push S onto the stack |
| popl D | $\begin{aligned} & \mathrm{D} \leftarrow \mathrm{M}[\mathrm{R}[\% \mathrm{esp}]] \\ & \mathrm{R}[\% \mathrm{esp}] \leftarrow \mathrm{R}[\% \mathrm{esp}]+4 \end{aligned}$ | Pop S from the stack |

## movl operand combinations

Source Destination


## Using simple addressing modes



## Understanding swap

Address

```
void swap(int *xp, int *yp)
{
    int t0 = *xp;
    int t1 = *yp;
    *xp = t1;
    *yp = t0;
}
```

| Register | Variable |
| :--- | :--- |
| $\% e c x$ | $y p$ |
| $\% e d x$ | $x p$ |
| \%eax | t1 |
| \%ebx | t0 |

## Understanding swap

## Address

|  | 123 | 0x124 |
| :---: | :---: | :---: |
|  | 456 | $0 \times 120$ |
|  |  | 0x11c |
|  |  | $0 \times 118$ |
| Offset |  | 0x114 |
| yp 12 | 0x120 | $0 \times 110$ |
| xp 8 | 0x124 | 0x10c |
| 4 | Rtn adr | 0x108 |
| \%ebp $\longrightarrow 0$ |  | 0x104 |
| -4 |  | $0 \times 100$ |



```
movl 12(%ebp),%ecx # ecx = yp
movl 8(%ebp),%edx # edx = xp
movl (%ecx),%eax # eax = *yp (t1)
movl (%edx),%ebx # ebx = *xp (t0)
movl %eax,(%edx) # *xp = eax
movl %ebx,(%ecx) # *yp = ebx

\section*{Address}

\section*{Understanding swap}
\begin{tabular}{|c|c|c|}
\hline & 123 & 0x124 \\
\hline & 456 & 0x120 \\
\hline & & 0x11c \\
\hline & & \(0 \times 118\) \\
\hline Offset & & 0x114 \\
\hline yp 12 & \(0 \times 120\) & 0x110 \\
\hline xp 8 & 0x124 & 0x10c \\
\hline 4 & Rtn adr & 0x108 \\
\hline \%ebp \(\longrightarrow 0\) & & 0x104 \\
\hline -4 & & 0x100 \\
\hline
\end{tabular}

movl 12 (\%ebp), \%ecx \# ecx = yp movl 8 (\%ebp), \%edx \# edx \(=\) xp
movl (\%ecx), \%eax
\# eax = *yp
movl ( \(\% \mathrm{edx}\) ), \%ebx
\# ebx = *xp (t0)
movl \%eax, (\%edx) \# *xp = eax
movl \%ebx, (\%ecx) \# *yp = ebx

\section*{Address}

\section*{Understanding swap}
\begin{tabular}{|c|c|c|}
\hline & 123 & 0x124 \\
\hline & 456 & \(0 \times 120\) \\
\hline & & \(0 \times 11 \mathrm{c}\) \\
\hline & & \(0 \times 118\) \\
\hline Offset & & 0x114 \\
\hline yp 12 & \(0 \times 120\) & 0x110 \\
\hline xp 8 & 0x124 & 0x10c \\
\hline 4 & Rtn adr & 0x108 \\
\hline \%ebp \(\longrightarrow 0\) & & 0x104 \\
\hline -4 & & \(0 \times 100\) \\
\hline
\end{tabular}
\begin{tabular}{|c|r|}
\hline\(\%\) eax & \\
\hline\(\%\) edx & \(0 \times 124\) \\
\hline\(\%\) ecx & \(0 \times 120\) \\
\hline\(\%\) ebx & \\
\hline\(\%\) esi & \\
\hline\(\%\) edi & \\
\hline \hline \%esp & \\
\hline \%ebp & \(0 \times 104\) \\
\hline
\end{tabular}
movl 12 (\%ebp), \%ecx \# ecx = yp movl 8 (\%ebp), \%edx \# edx \(=\) xp
movl (\%ecx), \%eax \# eax = *yp (t1)
movl (\%edx), \%ebx \# ebx = *xp (tO)
movl \%eax, (\%edx) \# *xp = eax
movl \%ebx, (\%ecx) \# *yp = ebx

\section*{Address}

\section*{Understanding swap}
\begin{tabular}{|c|c|c|}
\hline & 123 & 0x124 \\
\hline & 456 & 0x120 \\
\hline & & 0x11c \\
\hline & & 0x118 \\
\hline Offset & & 0x114 \\
\hline yp 12 & 0x120 & 0x110 \\
\hline xp 8 & 0x124 & 0x10c \\
\hline 4 & Rtn adr & 0x108 \\
\hline \%ebp \(\longrightarrow 0\) & & 0x104 \\
\hline -4 & & 0x100 \\
\hline
\end{tabular}
\begin{tabular}{|l|r|}
\hline\(\%\) eax & 456 \\
\hline\(\%\) edx & \(0 \times 124\) \\
\hline\(\%\) ecx & \(0 \times 120\) \\
\hline\(\%\) ebx & \\
\hline \hline\(\%\) esi & \\
\hline \hline \%edi & \\
\hline \hline\(\%\) esp & \\
\hline \hline eebp & \(0 \times 104\) \\
\hline
\end{tabular}
movl 12 (\%ebp), \%ecx \# ecx = yp movl 8 (\%ebp), \%edx \# edx \(=\) xp
\begin{tabular}{llll} 
movl (\%ecx), \%eax & \# eax \(=\) *yp & (t1) \\
movl (\%edx), \%ebx & \# ebx \(=\) *xp & (t0) \\
movl \%eax, (\%edx) & \# *xp \(=\) eax
\end{tabular}

\section*{Address}

\section*{Understanding swap}
\begin{tabular}{|c|c|c|}
\hline & 123 & 0x124 \\
\hline & 456 & \(0 \times 120\) \\
\hline & & \(0 \times 11 \mathrm{c}\) \\
\hline & & \(0 \times 118\) \\
\hline Offset & & 0x114 \\
\hline yp 12 & \(0 \times 120\) & 0x110 \\
\hline xp 8 & 0x124 & 0x10c \\
\hline 4 & Rtn adr & 0x108 \\
\hline \%ebp \(\longrightarrow 0\) & & 0x104 \\
\hline -4 & & \(0 \times 100\) \\
\hline
\end{tabular}
\begin{tabular}{|l|r|}
\hline \%eax & 456 \\
\hline \hline \%edx & \(0 \times 124\) \\
\hline\(\%\) ecx & \(0 \times 120\) \\
\hline\(\%\) ebx & 123 \\
\hline\(\%\) esi & \\
\hline \hline\(\%\) edi & \\
\hline \hline\(\%\) esp & \\
\hline\(\%\) ebp & \(0 \times 104\) \\
\hline
\end{tabular}

\section*{Address}

\section*{Understanding swap}
\begin{tabular}{|c|c|c|}
\hline & 456 & 0x124 \\
\hline & 456 & 0x120 \\
\hline & & 0x11c \\
\hline & & \(0 \times 118\) \\
\hline Offset & & 0x114 \\
\hline yp 12 & \(0 \times 120\) & 0x110 \\
\hline xp 8 & 0x124 & 0x10c \\
\hline 4 & Rtn adr & 0x108 \\
\hline \%ebp \(\longrightarrow 0\) & & 0x104 \\
\hline -4 & & 0×100 \\
\hline
\end{tabular}
\begin{tabular}{|l|r|}
\hline \%eax & 456 \\
\hline \hline \%edx & \(0 \times 124\) \\
\hline\(\%\) ecx & \(0 \times 120\) \\
\hline\(\%\) ebx & 123 \\
\hline\(\%\) esi & \\
\hline \hline\(\%\) edi & \\
\hline \hline\(\%\) esp & \\
\hline\(\%\) ebp & \(0 \times 104\) \\
\hline
\end{tabular}
```

Address
Understanding swap

|  | 456 | 0x124 |
| :---: | :---: | :---: |
|  | 123 | 0x120 |
|  |  | 0x11c |
|  |  | 0x118 |
| Offset |  | 0x114 |
| yp 12 | 0x120 | 0x110 |
| xp 8 | 0x124 | 0x10c |
| 4 | Rtn adr | 0x108 |
| \%ebp $\longrightarrow 0$ |  | 0x104 |
| -4 |  | $0 \times 100$ |


| \%eax | 456 |
| :--- | ---: |
| \%edx | $0 \times 124$ |
| $\%$ ecx | $0 \times 120$ |
| $\%$ ebx | 123 |
| $\%$ esi |  |
| $\%$ edi |  |
| $\%$ esp |  |
| $\%$ ebp | $0 \times 104$ |

movl 12 (\%ebp), \%ecx \# ecx = yp movl 8 (\%ebp), \%edx \# edx $=$ xp
movl (\%ecx), \%eax \# eax = *yp (t1)
movl (\%edx), \%ebx \# ebx = *xp (tO)
movl \%eax, (\%edx) \# *xp = eax
movl \%ebx, (\%ecx) \# *yp = ebx

```

\section*{Checkpoint}


\section*{Address computation instruction}
- leal S,D \(D \leftarrow \& S\)
- leal = Load Effective Address
- \(s\) is address mode expression
- Set D to address denoted by expression
- Uses
- Computing address w/o doing memory reference
- E.g., translation of \(p=\& x[i]\);
- Computing arithmetic expressions of form \(x+k^{*} y\) \(k=1,2,4\), or 8 .
leal \(7(\% e d x, \% e d x, 4)\), \%eax
- when \(\% e d x=x\), \%eax becomes \(5 x+7\)

\section*{Checkpoint}


\section*{Some arithmetic operations}
\begin{tabular}{|c|c|c|}
\hline Instruction & Effect & Description \\
\hline incl D & \(D \leftarrow D+1\) & Increment \\
\hline decl D & \(D \leftarrow D-1\) & Decrement \\
\hline negl D & \(\mathrm{D} \leftarrow-\mathrm{D}\) & Negate \\
\hline notl D & \(D \leftarrow \sim D\) & Complement \\
\hline addl S,D & \(D \leftarrow D+S\) & Add \\
\hline subl S,D & \(D \leftarrow D-S\) & Subtract \\
\hline imull S,D & \(D \leftarrow D * S\) & Multiply \\
\hline xorl S,D & \(D \leftarrow D^{\wedge} S\) & Exclusive or \\
\hline orl S,D & \(D \leftarrow D \mid S\) & Or \\
\hline andl S,D & \(D \leftarrow D \& S\) & And \\
\hline sall k,D & \(\mathrm{D} \leftarrow \mathrm{D} \ll \mathrm{k}\) & Left shift, \(0 \leq \mathrm{k} \leq 31\), Imm or \%cl \\
\hline shll k, D & \(\mathrm{D} \leftarrow \mathrm{D} \ll \mathrm{k}\) & Left shift (same as sall) \\
\hline sarl k, D & \(\mathrm{D} \leftarrow \mathrm{D} \gg \mathrm{k}\) & Arithmetic right shift \\
\hline shrl k,D & \(D \leftarrow D \gg k\) & Logical right shift \\
\hline
\end{tabular}

\section*{Checkpoint}


\section*{Using leal for arithmetic expressions}
```

int arith
(int x, int y, int z)
{
int t1 = x+y;
int t2 = z+t1;
int t3 = x+4;
int t4 = y * 48;
int t5 = t3 + t4;
int rval = t2 * t5;
return rval;
}

```


\section*{Understanding arith}
```

int arith
(int x, int Y, int z)
{
int t1 = x+y;
int t2 = z+t1;
int t3 = x+4;
int t4 = y * 48;
int t5 = t3 + t4;
int rval = t2 * t5;
return rval;
}

```
\begin{tabular}{|c|c|}
\hline Offset & - \\
\hline 16 & z \\
\hline 12 & Y \\
\hline 8 & x \\
\hline 4 & Rtn adr \\
\hline 0 & Old \%ebp \\
\hline
\end{tabular}
movl 8 (\%ebp), \%eax movl 12 (\%ebp), \%edx leal (\%edx, \%eax), \%ecx leal (\%edx, \%edx, 2), \%edx sall \$4, \%edx addl 16 (\%ebp), \%ecx leal 4 (\%edx, \%eax) , \%eax imull \%ecx, \%eax
\# eax \(=\mathbf{x}\)
\# edx \(=y\)
\# ecx \(=x+y\) (t1)
\# edx \(=3 * y\)
\# edx \(=48 * y\) (t4)
\# ecx \(=z+t 1\) (t2)
\# eax \(=4+t 4+x\) (t5)
\# eax \(=\) t5*t2 (rval)

\section*{Another example}
logical:
pushl \%ebp
int logical(int \(x\), int \(y\) )
\{
    int t1 \(=x^{\wedge} y\);
    int t2 = t1 >> 17;
    int mask \(=(1 \ll 13)-7\);
    int rval = t2 \& mask;
    return rval;
\}
mask \(2^{13}=8192,2^{13}-7=8185\)
movl \%esp,\%ebp

movl \%ebp,\%esp popl \%ebp ret
```

movl 8 (%ebp),%eax eax = x
xorl 12(%ebp),%eax eax = x^y
sarl \$17,%eax
andl \$8185,%eax

```

\section*{CISC Properties}
- Instruction can reference different operand types
- Immediate, register, memory
- Arithmetic operations can read/write memory
- Memory reference can involve complex computation
\(-R b+S * R i+D\)
- Useful for arithmetic expressions, too
- Instructions can have varying lengths
- IA32 instructions can range from 1 to 15 bytes

\section*{Whose assembler?}

\section*{Intel/Microsoft Format}
```

lea eax,[ecx+ecx*2]
sub esp,8
cmp dword ptr [ebp-8],0
mov eax,dword ptr [eax*4+100h]

```

\section*{GAS/Gnu Format}
```

leal (%ecx,%ecx,2),%eax
subl \$8,%esp
cmpl \$0,-8(%ebp)
movl \$0x100(,%eax,4),%eax

```
- Intel/Microsoft Differs from GAS
- Operands listed in opposite order
```

mov Dest, Src movl Src, Dest

```
- Constants not preceded by '\$', Denote hex with 'h' at end 100h \$0x100
- Operand size indicated by operands rather than operator suffix sub subl
- Addressing format shows effective address computation
\[
[e a x * 4+100 h] \quad \$ 0 x 100(, \% e a x, 4)
\]```

